## MN83901ABG-C

## LCD Panel Source Driver

## Overview

The MN83901ABG-C is an LCD panel source driver that can display an analog video signal on a color TFT LCD panel in products such as LCD TV sets and camcorders.

## Features

- Number of driver outputs: 240 outputs
- Lower power consumption and lower EMI due to a 2.7 to 5.5 V digital power supply system and a 5.0 V analog power supply system.
- Wide dynamic range: 4.6 V (at supply voltage: 5.0 V )
- Low inter-pin variation between output pins: $\pm 20 \mathrm{mV}$ (typical)
- Provides analog RGB signal switching to support both stripe and delta color filter arrays.
- Mode input selects between sequential sampling (CLK1, CLK2, and CLK3 input) and simultaneous sampling (CLK1 input, with CLK2 and CLK3 held at $\mathrm{V}_{\mathrm{DD} 1}$ ).
- Schmitt trigger circuit minimizes noise on the OE pin.
- Supports serial cascade connection.
- The clock is automatically stopped after a fixed amount of data is acquired.
- Bidirectional shift register
- Supports mounting in thin-frame panels. (The chip short side length is under 1 mm .)
- Package type: bare chip


## Applications

- LCD panel driver for LCD TVs and camcorders


## Block Diagram



Pin Descriptions

| Pin Name | I/O | Function | Description |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { STHR } \\ & \text { STHL } \end{aligned}$ | I/O | Shift data input and output | Input and output pins for the data handled by the bidirectional shift register. The input and output functions are switched by the RL pin as shown below. |  |  |
|  |  |  | RL | STHR | STHL |
|  |  |  | High | I | O |
|  |  |  | Low | O | I |
|  |  |  | 1) Input <br> The data input to the first stage of the shift register. <br> This data is acquired in synchronization with the rising edge of CLK1. <br> 2) Output <br> Outputs data for input to the next stage when this IC is connected in cascade (series). <br> This data is output in synchronization with the rising edge of CLK1. |  |  |
| RL | I | Shift direction selection | This pin specifies the shift direction of the bidirectional shift register.$\begin{aligned} & \mathrm{RL}=\text { high }: \mathrm{QA} 1 \rightarrow \mathrm{QB} 1 \rightarrow \mathrm{QC} 1 \cdots \rightarrow \mathrm{QC} 80 \\ & \mathrm{RL}=\text { low }: \mathrm{QC} 80 \rightarrow \mathrm{QB} 80 \rightarrow \mathrm{QA} 80 \cdots \rightarrow \mathrm{QA} 1 \end{aligned}$ |  |  |
| CLK1 to <br> CLK3 | I | Clock inputs | Clocks that shift the sample-and-hold signals for the data output to the LCD drive output pins (QA1 to QC80). The relation between these clocks and the output pins is as follows $\begin{aligned} & \text { 1) } \mathrm{MOD}= \text { low (Sequential sampling mode) } \\ & \text { CLK1 : RL }=\text { high : QA1 to QA80 } \\ & \mathrm{RL}=\text { low }: \mathrm{QC} 1 \text { to QC80 } \\ & \text { CLK2 }: \mathrm{QB} 1 \text { to QB80 } \\ & \text { CLK3 : } \mathrm{RL}=\text { high : QC1 to QC80 } \\ & \mathrm{RL}=\text { low }: \mathrm{QA} 1 \text { to QA80 } \end{aligned}$ <br> 2) $\mathrm{MOD}=$ high (Simultaneous sampling mode) |  |  |
| OE | I | Output enable | The rising edge of this signal switches between the two sample-and-hold circuit systems and starts the output of new data. When the output reaches the drive potential, the capacity is automatically lowered, and at the same time the drive potential is held steady. |  |  |

Pin Descriptions (continued)

| Pin Name | I/O | Function | Description |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D1 | I | Analog signal switching | Sets which of the analog input signals $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}$, and $\mathrm{V}_{\mathrm{C}}$, are output from which of the $\mathrm{QA}, \mathrm{QB}$, and QC outputs. |  |  |
|  |  |  | D1 | I | O |
|  |  |  | Low | $\mathrm{V}_{\text {A }}$ | QA1 to QA80 |
|  |  |  |  | $\mathrm{V}_{\text {B }}$ | QB1 to QB80 |
|  |  |  |  | $\mathrm{V}_{\mathrm{C}}$ | QC1 to QC80 |
|  |  |  | High | $\mathrm{V}_{\text {A }}$ | QB1 to QB80 |
|  |  |  |  | $\mathrm{V}_{\text {B }}$ | QC1 to QC80 |
|  |  |  |  | $\mathrm{V}_{\mathrm{C}}$ | QA1 to QA80 |
| $\mathrm{V}_{\text {BS }}$ | I | Bias adjustment | The voltage applied to this pin adjusts the output buffer bias and modifies the drive capacity of the LCD drive outputs. |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{A}} \\ & \mathrm{~V}_{\mathrm{B}} \\ & \mathrm{~V}_{\mathrm{C}} \end{aligned}$ | I | Analog signal inputs | Inputs for the analog signals for output from the LCD drive output pins |  |  |
| QA1 to QA80 <br> QB1 to QB80 <br> QC1 to QC80 | O | LCD drive outputs | The analog input signals $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}$, or $\mathrm{V}_{\mathrm{C}}$ are sampled and held, and those levels are output from these pins. |  |  |
| MOD | I | Mode selection input | Selects whether the sampling of the 3 analog input signals $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}$, and $\mathrm{V}_{\mathrm{C}}$ is performed simultaneously or sequentially. <br> MOD = high: Simultaneous sampling <br> MOD = low: Sequential sampling |  |  |
| TEST1 | I | Test input | Connect to $\mathrm{V}_{\text {DD1 }}$. |  |  |
| TEST2 | I | Test input | Connect to $\mathrm{V}_{\text {DD1 }}$. |  |  |
| $\mathrm{V}_{\text {DD1 }}$ | - | Digital system high potential power supply | High-level side of the digital (logic) system power supply |  |  |
| $\mathrm{V}_{\mathrm{DD} 2}$ | - | Analog system high potential power supply | High-level side of the analog system power supply used for sample-and-hold and other circuits |  |  |
| $\mathrm{V}_{\text {SS } 1}$ | - | Digital system ground | Digital system ground used for logic and other circuits |  |  |
| $\mathrm{V}_{\text {SS2 }}$ | - | Analog system ground | Analog system ground used for sample-and-hold and other circuits |  |  |

## Functional Description

## 1. Output signals

The MN83901ABG-C supports both stripe and delta color filter arrangement LCD panels. The relationship between the input pins and the output pins is switched by the DI pin.

1) Stripe arrangement

- Left-shift mode (RL = low), DI = low

- Right-shift mode (RL = high), DI = low

- Functional Description (continued)

1. Output signals (continued)
2) Delta arrangement

- Left-shift mode (RL = low)

- Right-shift mode (RL = high)



## ■ Functional Description (continued)

## 2. Recommended operating timing diagrams

1) $\mathrm{QA} 1 \rightarrow$ QC80 transfer mode: $\mathrm{DI}=$ low, MOD $=$ low

- Sequential sampling mode

- Start of sampling

When CLK1 rises, the start pulse ( $\mathrm{STHR}=$ high ) is acquired and sampling of the analog signal QA1 starts. The analog signal QA1 is held on the next CLK1 rising edge.

- Auto standby function

After sampling the analog signal QC80, the IC automatically goes to the standby state, the shift register is reset, and sampling is not performed until a high level is input to STHR again.

When multiple start pulses are input, although all the start pulses are transmitted to the shift register, the IC goes to the standby state 81 clock cycles after the first start pulse.


Note) ${ }^{*} 1$ : The rising edge of this signal switches between the two sample-and-hold circuit systems and starts the output of new data. When the output reaches the drive potential, the capacity is automatically lowered, and at the same time the drive potential is held steady.
*2: The settling time is adjusted with $\mathrm{V}_{\mathrm{BS}}$.

Functional Description (continued)
2. Recommended operating timing diagrams (continued)
2) $\mathrm{QA} 1 \rightarrow$ QC80 transfer mode: $\mathrm{DI}=$ low, MOD $=$ high

- Simultaneous sampling mode (Connect CLK2 and CLK3 to $\mathrm{V}_{\text {DDI }}$ )


3) $\mathrm{QC} 80 \rightarrow$ QA1 transfer mode: $\mathrm{DI}=$ high, MOD $=$ high

- Simultaneous sampling mode (Connect CLK2 and CLK3 to $\mathrm{V}_{\text {DDI }}$.)


Functional Description (continued)
3. Operation when cascade connection is used

- When RL is high

When a start pulse is input to STHR, after one clock (CLK) cycle passes, driver A starts to acquire data. STHL (carry output) rises 80 clock cycles after the start pulse input, and one clock cycle later, data acquisition stops.

Driver B accepts the driver A STHL output as a start pulse input, and starts data acquisition one clock cycle later.


Chromatic signal processing IC


## Electrical Characteristics

1. Absolute Maximum Ratings at $\mathrm{V}_{\mathrm{SS} 1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS} 2}=0 \mathrm{~V}$

| Item | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Digital system supply voltage | $\mathrm{V}_{\mathrm{DD} 1}$ | -0.3 to +7.0 | V |
| Analog system supply voltage | $\mathrm{V}_{\mathrm{DD} 2}$ | -0.3 to +7.0 | V |
| Digital input voltage | $\mathrm{V}_{\mathrm{II}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD} 1}+0.3$ | V |
| Analog input voltage | $\mathrm{V}_{\mathrm{I} 2}$ | -0.3 to $\mathrm{V}_{\mathrm{DD} 2}+0.3$ | V |
| Digital output voltage | $\mathrm{V}_{\mathrm{O} 1}$ | -0.3 to $\mathrm{V}_{\mathrm{DD} 1}+0.3$ | V |
| Analog output voltage | $\mathrm{V}_{\mathrm{O} 2}$ | -0.3 to $\mathrm{V}_{\mathrm{DD} 2}+0.3$ | V |
| Operating and storage temperature range | $\mathrm{T}_{\mathrm{a}}$ | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Operating temperature | $\mathrm{T}_{\mathrm{opr}}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -40 to +110 | ${ }^{\circ} \mathrm{C}$ |

Note) 1. The absolute maximum ratings are limit values for stresses applied to the chip so that the chip will not be destroyed. Operation is not guaranteed within these ranges.
Also, the operating and storage temperature range is the temperature range over which the IC may be operated without damage to the IC. IC performance is not guaranteed within this range.
2. These ratings are guaranteed values when the standard Panasonic package is used.
2. Operating Conditions at $\mathrm{V}_{\mathrm{SS} 1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS} 2}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating digital system supply voltage | $\mathrm{V}_{\mathrm{DD} 1}$ |  | 2.7 | 3.0 | 5.5 | V |
| Operating analog system supply voltage | $\mathrm{V}_{\mathrm{DD} 2}$ |  | 4.5 | 5.0 | 5.5 | V |
| Analog reference voltage | $\mathrm{V}_{\mathrm{BS}}$ |  | 1.0 | 2.0 | 3.0 | V |
| Operating frequency | $\mathrm{f}_{\mathrm{clk}}$ |  | 0.5 | - | 15 | MHz |
| Analog input voltage | $\mathrm{V}_{\mathrm{IA}}$ to $\mathrm{V}_{\mathrm{IC}}$ |  | 0.2 | - | $\mathrm{V}_{\mathrm{DD} 2}-0.2$ | V |
| Drive output load capacitance | $\mathrm{C}_{\mathrm{Y}}$ |  | - | - | 100 | pF |
| Digital signal input pin capacitance | $\mathrm{C}_{\mathrm{inD}}$ | For a 1 MHz input signal | - | 8 | 20 | pF |
| Analog signal input pin capacitance | $\mathrm{C}_{\mathrm{inA}}$ | For a 1 MHz input signal | - | 10 | 20 | pF |

Note) 1. The multiple $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$ power supply pins must all be connected to the power supply level.
2. The multiple $\mathrm{V}_{\mathrm{SS} 1}$ and $\mathrm{V}_{\mathrm{SS} 2}$ ground pins must all be connected to ground.
3. When powering on this IC, first apply $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$, and only then apply $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{C}}, \mathrm{V}_{\mathrm{BS}}$, and the logic inputs.

When power down this IC, use the reverse sequence from the power on sequence.
 inputs may be applied
4. The operating supply voltages are the voltages applied to $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$.
5. These ratings are guaranteed values when the standard Panasonic package is used.

Electrical Characteristics (continued)
3. DC Characteristics (continued) at $\mathrm{V}_{\mathrm{DD} 1}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS} 1}=\mathrm{V}_{\mathrm{SS} 2}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BS}}=2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{ck}}=15 \mathrm{MHz}, \mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Operating analog system supply current ${ }^{* * 2,2,3}$ | $\mathrm{I}_{\mathrm{DD} 1}$ |  | - | 4.5 | 10 | mA |
| ${\text { Operating analog system supply current } 2^{* 3,4}}$ | $\mathrm{I}_{\mathrm{DD} 2}$ | With no load | - | 3.5 | - | mA |
| Operating digital system supply current ${ }^{* 1}$ | $\mathrm{I}_{\mathrm{DD} 3}$ |  | - | 2.3 | 6.5 | mA |
| Quiescent digital system supply current | $\mathrm{I}_{\mathrm{DD} 4}$ | In the clock stopped state | - | - | 100 | $\mu \mathrm{~A}$ |

1) Input pins: RL, CLK1, D1

| High-level input voltage | $\mathrm{V}_{\mathrm{IH} 1}$ |  | $0.7 \times \mathrm{V}_{\mathrm{DD} 1}$ | - | $\mathrm{V}_{\mathrm{DD} 1}$ | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL} 1}$ |  | 0 | - | $0.3 \times \mathrm{V}_{\mathrm{DD} 1}$ | V |
| Input leakage current | $\mathrm{V}_{\mathrm{LI} 1}$ |  | -10 | - | 10 | $\mu \mathrm{~A}$ |

2) Schmitt trigger input pins: OE

| High-level input voltage | $\mathrm{V}_{\mathrm{IH} 2}$ |  | $0.8 \times \mathrm{V}_{\mathrm{DD} 1}$ | - | $\mathrm{V}_{\mathrm{DD} 1}$ | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL} 2}$ |  | 0 | - | $0.2 \times \mathrm{V}_{\mathrm{DD} 1}$ | V |
| Schmitt voltage | $\Delta \mathrm{V}_{\text {smt }}$ | $\mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}$ | - | 0.5 | - | V |
| Input leakage current | $\mathrm{V}_{\mathrm{LI} 2}$ |  | -10 | - | 10 | $\mu \mathrm{~A}$ |

3) Conditional (when MOD is high) pull-up resistor input pins: CLK2, CLK3

| High-level input voltage | $\mathrm{V}_{\mathrm{IH} 3}$ |  | $0.7 \times \mathrm{V}_{\mathrm{DD} 1}$ | - | $\mathrm{V}_{\mathrm{DD} 1}$ | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL} 3}$ |  | 0 | - | $0.3 \times \mathrm{V}_{\mathrm{DD} 1}$ | V |
| Pull-up resistance | $\mathrm{R}_{\mathrm{PU} 3}$ | $\mathrm{~V}_{\mathrm{DD} 1}=3.6 \mathrm{~V}$ | 1.5 | 5 | 15 | $\mathrm{k} \Omega$ |

4) Pull-up resistor input pins: TEST1, TEST2

| High-level input voltage | $\mathrm{V}_{\mathrm{IH} 4}$ |  | $0.7 \times \mathrm{V}_{\mathrm{DD} 1}$ | - | $\mathrm{V}_{\mathrm{DD} 1}$ | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL} 4}$ |  | 0 | - | $0.3 \times \mathrm{V}_{\mathrm{DD} 1}$ | V |
| Pull-up resistance | $\mathrm{R}_{\mathrm{PU} 4}$ | $\mathrm{~V}_{\mathrm{DD} 1}=3.6 \mathrm{~V}$ | 1.5 | 5 | 15 | $\mathrm{k} \Omega$ |

5) Pull-down resistor input pins: MOD

| High-level input voltage | $\mathrm{V}_{\mathrm{IH} 5}$ |  | $0.7 \times \mathrm{V}_{\mathrm{DD} 1}$ | - | $\mathrm{V}_{\mathrm{DD} 1}$ | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL} 5}$ |  | 0 | - | $0.3 \times \mathrm{V}_{\mathrm{DD} 1}$ | V |
| Pull-down resistance | $\mathrm{R}_{\text {PU5 }}$ | $\mathrm{V}_{\mathrm{DD} 1}=3.6 \mathrm{~V}$ | 30 | 100 | 300 | $\mathrm{k} \Omega$ |

6) I/O pins: STHR, STHL

| High-level input voltage | $\mathrm{V}_{\mathrm{IH} 6}$ |  | $0.7 \times \mathrm{V}_{\mathrm{DD} 1}$ | - | $\mathrm{V}_{\mathrm{DD1}}$ | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL} 6}$ |  | 0 | - | $0.3 \times \mathrm{V}_{\mathrm{DD} 1}$ | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{DD1}}-0.1$ | - | - | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ | - | - | 0.1 | V |

7) Analog input pins: $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{C}}$

| Input current | $\mathrm{I}_{\mathrm{VA}}$ to $\mathrm{I}_{\mathrm{VC}}$ | Analog input <br> $\left(\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{C}}\right)$ <br> frequency $=0.5 \mathrm{MHz}$ | -150 | - | 150 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Analog input $\left(\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}\right.$, |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{C}}$ amplitude $=$ |  |  |  |  |  |  |
| $\left(\mathrm{V}_{\mathrm{DD} 2}-0.2\right)$ to 0.2 V |  |  |  |  |  |  |$\quad$| ( |
| :--- |

Electrical Characteristics (continued)
3. DC Characteristics (continued) at $\mathrm{V}_{\mathrm{DD} 1}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V}, \mathrm{~V}_{S S 1}=\mathrm{V}_{\mathrm{SS} 2}=0 \mathrm{~V}, \mathrm{~V}_{B S}=2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{ck}}=15 \mathrm{MHz}, \mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

8) Reference voltage input pin: $V_{B S}$
$\left.\begin{array}{l|c|l|c|c|c|c}\hline \text { Input leakage current } & \mathrm{I}_{\mathrm{VBS}} & & -10 & - & 10 & \mathrm{~mA} \\ \hline \text { 9) Analog output pins: QA1 to QC80 } \\ \hline \text { Output current } & \mathrm{I}_{\mathrm{OH}} & \begin{array}{l}\text { Analog input voltage } \\ \left(\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{C}}\right)=4.8 \mathrm{~V} \\ \text { Output pin applied voltage }\end{array} & 0.03 & 0.05 & - & \mathrm{mA} \\ (\mathrm{QA1} \text { to QC80 })=3.8 \mathrm{~V}\end{array}\right)$

Note) 1. *1: Load conditions
Analog input signals $\left(\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{C}}\right)=7.5 \mathrm{MHz}$, amplitude $=0.2 \mathrm{~V}$ to $4.8 \mathrm{~V}, \mathrm{OE}=100 \mathrm{kHz}, \mathrm{V}_{\mathrm{BS}}=2.5 \mathrm{~V}$

*2: The load on the analog output pins (QA1 to QC80) changes in certain cases.
*3: The formula for calculating the power consumption when a load is connected is as follows.

$$
\mathrm{I}_{\mathrm{DD} 1} \times \mathrm{V}_{\mathrm{DD} 2}+\mathrm{I}_{\mathrm{DD} 3} \times \mathrm{V}_{\mathrm{DD} 1}
$$

Use the value for $\mathrm{I}_{\mathrm{DD} 2}$ for $\mathrm{I}_{\mathrm{DD} 1}$ in the formula above to calculate the power consumption when there is no load.
*4: The no load power consumption value is provided for reference purposes only; this value is not guaranteed.
*5: $\mathrm{V}_{\text {OUT }}$ expresses the output voltage for each output pin, whereas $\mathrm{V}_{\text {MAX }}$ and $\mathrm{V}_{\text {MIN }}$ express the maximum and minimum values for the output voltage for the chip-internal output terminals.
2. These ratings are guaranteed values when the standard Panasonic package is used.

Electrical Characteristics (continued)
4. AC Characteristics at $\mathrm{V}_{\mathrm{DD} 1}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS} 1}=\mathrm{V}_{\mathrm{SS} 2}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock cycle time | $\mathrm{t}_{\mathrm{CLK}}$ |  | 66.6 | - | 2000 | ns |
| Clock high-level period | $\mathrm{t}_{\mathrm{WCH}}$ |  | 27 | - | - | ns |
| Clock low-level period | $\mathrm{t}_{\mathrm{WCL}}$ |  | 27 | - | - | ns |
| Clock delay time | $\mathrm{t}_{\mathrm{d} 12}, \mathrm{t}_{\mathrm{d} 23}$ |  | 16.6 | - | $\mathrm{t}_{\mathrm{CLK}} / 2$ | ns |
| Start pulse setup time | $\mathrm{t}_{\mathrm{st}}$ |  | 10 | - | $\mathrm{t}_{\mathrm{CLK}}-5$ | ns |
| Start pulse hold time | $\mathrm{t}_{\mathrm{hd}}$ |  | 5 | - | $\mathrm{t}_{\mathrm{CLK}}-10$ | ns |
| Start pulse width | $\mathrm{t}_{\mathrm{wsth}}$ |  | 15 | - | $2 \mathrm{t}_{\mathrm{CLK}}-15$ | ns |
| Carry signal output delay time | $\mathrm{t}_{\mathrm{d} l}$ | With a 25 pF load | 5 | - | 56 | ns |
| Output switching signal high-level period | $\mathrm{t}_{\mathrm{OEW}}$ |  | 1 | - | - | $\mu \mathrm{s}$ |

Note) These ratings are guaranteed values when the standard Panasonic package is used.

- Sequential sampling mode


OE


Note) In simultaneous sampling mode, both CLK2 and CLK3 are held fixed at the high level.
(1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
(2) The technical information described in this material is limited to showing representative characteristics and applied circuit examples of the products. It does not constitute the warranting of industrial property, the granting of relative rights, or the granting of any license.
(3) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:

- Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
- Any applications other than the standard applications intended.
(4) The products and product specifications described in this material are subject to change without notice for reasons of modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
(5) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, redundant design is recommended, so that such equipment may not violate relevant laws or regulations because of the function of our products.
(6) When using products for which dry packing is required, observe the conditions (including shelf life and after-unpacking standby time) agreed upon when specification sheets are individually exchanged.
(7) No part of this material may be reprinted or reproduced by any means without written permission from our company.


## Please read the following notes before using the datasheets

A. These materials are intended as a reference to assist customers with the selection of Panasonic semiconductor products best suited to their applications.
Due to modification or other reasons, any information contained in this material, such as available product types, technical data, and so on, is subject to change without notice.
Customers are advised to contact our semiconductor sales office and obtain the latest information before starting precise technical research and/or purchasing activities.
B. Panasonic is endeavoring to continually improve the quality and reliability of these materials but there is always the possibility that further rectifications will be required in the future. Therefore, Panasonic will not assume any liability for any damages arising from any errors etc. that may appear in this material.
C. These materials are solely intended for a customer's individual use.

Therefore, without the prior written approval of Panasonic, any other use such as reproducing, selling, or distributing this material to a third party, via the Internet or in any other way, is prohibited.

